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1.0 Introduction 
This tutorial is designed to help new users become familiar with using the Spartan-3E board.  The 
tutorial steps through the following: 
• Writing a small program in VHDL which carries out simple combinational logic. 
• Connecting the program inputs and outputs to the switches, buttons and LEDs on the Spartan-
3E board. 
• Downloading the program to the Spartan-3E board using the Project Navigator software. 
• Simulating the program using the iSim Simulator. 
1.1 Design Functionality 
The functionality that is implemented by this tutorial is summarised in Table 1.   Essentially, four of 
the LEDs on the board are lit depending on various combinations of slider switches and push buttons 
that are on. 
LED0 ON when   SW0  OR  SW1  
LED1 ON when   SW2  OR  SW3  
LED2 ON when ( SW0  OR  SW1 )  AND  ( SW2  OR SW3 )  
LED3 ON when Push Button 1  OR Push Button 2  
 
Table 1.1: Functionality implemented by this tutorial.  
 
1.2 Relevant Documentation 
Before commencing the tutorial, it would be helpful to download the Spartan-3E FPGA Starter Kit 
Board User Guide [1].   This describes the pins of the FPGA chip and the settings required to 
connect them to the various input/output devices on the Spartan-3E board. 
1.3 Scope 
This tutorial is designed to help the user who is just starting to “get into” the Spartan-3E, by stepping 
through the process of creating a simple design and getting it running on the board.  It is not designed 
to be a tutorial on VHDL – for help with VHDL syntax, the user can consult with a number of 
textbooks on the subject, such as [2,3], or find help online. 
1.4 Changes in this version 
The following have been added or modified in Version 2.0 of this tutorial: 
• Re-implemented using Version 14.7 of the ISE Project Navigator Software. 
• Added a section on simulation using iSIM. 
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2.0 Equipment 
The following are required to for working through this tutorial: 
• The Xilinx ISE Project Navigator software.   Version 14.7 was used in this tutorial, but older 
versions of the software can be used. The software can be downloaded with a free WebPack 
license from the Xilinx website, http://www.xilinx.com/.  The user will need to register and 
log in. 
 
Figure 2.1 shows a view of the Project Navigator software while running, and labels some of 
the components and sub-windows that are typically displayed. 
 
 
Figure 2.1: View of the Project Navigator software while running.  
 
 
 
 
 
 
  
Console 
Window 
Processes 
Window 
Sources 
Window 
Menu 
Tabs 
Workspace 
Window 
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• The Spartan 3 Start-up Kit, including the Spartan-3E Development Board, Power Cable, 
JTAG cable and USB cable for PC connection.    The Spartan-3E Development board is 
shown in Figure 2.2. 
 
 
Figure 2.2: Spartan-3E Development Board. 
 
 
 
Reset 
Button 
ON/OFF 
FPGA 
JTAG 
LEDs 
SW0-3 
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Buttons  
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USB 
Power 
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3.0 Procedure 
3.1 Startup 
Start the Project Navigator software by selecting: 
Start→All Programs→XILINX Design Tools→Xilinx ISE Design Suite 14.7→ISE Design 
Tools→32 bit Project Navigator 
or 
Start→All Programs→XILINX Design Tools→Xilinx ISE Design Suite 14.7→ISE Design 
Tools→64 bit Project Navigator 
depending on your system.  The Xilinx Project Navigator software should start.  The initial window 
which appears on startup should appear as shown in Figure 3.1. 
 
 
Figure 3.1: Project Navigator Software Startup Window. 
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3.2 Additional Help 
As shown in Figure 3.2, help can be accessed through the Help menu in the Project Navigator 
software. 
 
Figure 3.2: Help Menu. 
 
Documentation, software downloads and forums can be accessed at http://www.xilinx.com/support/. 
Further example designs using the Spartan-3E Starter Kit can be downloaded from 
http://www.xilinx.com/products/boards/s3estarter/reference_designs.htm [4]. 
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3.3 Creating a New Project 
1. Select File→New Project. The New Project Wizard will appear. 
2. Type tutorial_1 in the Name: field. 
3. Choose an appropriate Location: and Working Directory: for your project.   
4. Verify that Top-level source type: is selected as HDL.  
5. The properties should now be set as shown in Figure 3.3.  Click Next to move to the Project 
Settings page. 
 
 
Figure 3.3: New Project Wizard, Create New Project Page. 
 
6. Fill in the properties as follows: 
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• Product Category: All 
•  Family: Spartan3E 
• Device: XC3S500E 
• Package: FG320 
• Speed Grade: -4 
• Top-Level Source Type: HDL 
• Synthesis Tool: XST (VHDL/Verilog) 
• Simulator: ISim (VHDL/Verilog) 
• Preferred Language: VHDL 
• Property Specification in Project File: Store All Values 
• Manual Compile Order: unchecked 
• VHDL Source Analysis Standard: VHDL-93 
• Enable Message Filtering: unchecked 
 
The properties should now be filled in as shown in Figure 3.4. 
 
 
Figure 3.4: New Project Wizard, Project Settings Page. 
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7. Click Next to move to the Project Summary page, which will appear as shown in Figure 3.5. 
 
 
Figure 3.5: New Project Wizard, Project Summary Page. 
 
8. Click Finish to exit the New Project Wizard. 
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3.4 Adding a New VHDL Source 
1. Select Project→New Source as shown in Figure 3.6.  The New Source Wizard will appear. 
 
Figure 3.6: Adding a new source file to the project. 
 
2. Select Source Type as VHDL Module.   
3. Enter the file name as top_level, and enter the location of the file (same as the project location 
entered earlier. 
4. Verify that the Add to project box is checked.   The New Source Wizard should now appear as 
shown in Figure 3.7. 
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Figure 3.7: New Source Wizard, Select Source Type. 
5. Click Next to go to the Define Module window.   
6. Define the ports (inputs and outputs of the design) by entering the information as shown in  
Figure 3.8.  These ports are described as follows: 
• SW0-3 will be single bit inputs, and will be connected with the slide switches on the 
Spartan-3E.   
• PUSH_BUTTON will be an input consisting of two bits, and be connected with two of 
the push button switches on the Spartan 3E.  Since this is a multiple bit input, make sure 
that the Bus check box is checked, MSB (most significant bit) is set to 1, and LSB (least 
significant bit) is set to 0. 
• LEDs will be an output consisting of four bits, and will be connected with four of the 
LEDs on the Spartan-3E.    Since this is a multiple bit output, make sure that the Bus 
check box is checked, MSB is set to 3, and LSB is set to 0. 
 
7. The Define Module window will now appear as shown in Figure 3.8.  
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Figure 3.8: New Source Wizard, Define Module. 
8. Click Next to move to the Summary page, as shown in Figure 3.9. 
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Figure 3.9: New Source Wizard, Summary. 
 
9. Click Finish to exit the New Source Wizard. 
As shown in Figure 3.10, top_level will now appear in the Sources window.  Double-clicking on 
top_level in the Sources window will display the file, top_level.vhd in a tab. 
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Figure 3.10: New source file top_level.vhd is now displayed in a tab. 
 
  
top_level in 
Sources window 
Source code for 
top_level.vhd 
appears in this tab 
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3.5 Editing the VHDL Source 
In Section 3.4, a new VHDL source file, top_level.vhd was created.    This is actually an ASCII text 
file that could be edited in any text file editor.   However, it is convenient to edit the file using the 
Project Navigator software.    The initial top_level.vhd, as displayed in Project Navigator, is shown in 
Figure 3.11. 
 
Figure 3.11: top_level.vhd, as displayed in Project Navigator, before editing. 
In Figure 3.11, it can be seen that Project Navigator colour codes the text of VDHL files, to make 
them easier to read.   Comment lines, which start with “- -” are displayed in green.  Reserved words of 
the VHDL language are displayed in blue, while VHDL types are displayed in red.   Everything else 
is left as black.  Note that when code excerpts are discussed in this tutorial, the same colour coding as 
Project Navigator is used, to assist with readability. 
The code in Figure 3.11 contains an entity and an architecture section.  The entity section defines 
the inputs and outputs of this hardware block.   In this case these using the have been automatically 
added using the New Source Wizard.    The inputs SW0, SW1, SW2 and SW3 are one bit inputs of 
type STD_LOGIC.  The input PUSH_BUTTON is two bits in length, and is of type 
STD_LOGIC_VECTOR.  The output LEDs is four bits in length, and is also of type 
STD_LOGIC_VECTOR. 
entity 
architecture 
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The architecture section contains code which implements this hardware.  It can be seen that this is 
initially empty.   If this code were downloaded onto the FPGA, it would do nothing.  We therefore 
need to add our own code between the begin and end statements in the architecture block. 
Code changes are to be made as follows: 
1. Insert the code below between the begin and end statements in the architecture block.  This will 
implement the functionality given in Table 1.1. 
 
  LEDs(0) <= SW0 or SW1;  
  LEDs(1) <= SW2 or SW3; 
  LEDs(2) <= (SW0 or SW1) and (SW2 or SW3); 
  LEDs(3) <= PUSH_BUTTON(0) or PUSH_BUTTON(1); 
2. Save the file by selecting File → Save from the main menu. After editing the top_level.vhd 
source file will appear as shown in Figure 3.12. 
 
 
Figure 3.12: top_level.vhd, as displayed in Project Navigator, after editing. 
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3.6 Syntax Checking 
The next step is to do syntax checking, to check that the VHDL code has been entered correctly.  The 
following steps refer to the Project Navigator screen of Figure 3.13.    
1. Verify that the Implementation check box toward the top left of the screen has been selected. 
2. Verify that the Design tab has been selected.   
3. If it is not already expanded, click on the ‘+’ next to Synthesize – XST.  This will expand out to 
show various items, including Check Syntax. 
 
 
 
Figure 3.13: Portion of Project Navigator screen with Synthesize – XST expanded. 
Design tab 
Synthesize - XST 
Check Syntax 
Implementation 
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4. Double-click on Check Syntax.  After some time, a green tick should appear beside Check 
Syntax, as shown in Figure 3.14.  If instead, a red cross appears, this means a syntax error has 
been found.  Any errors should be fixed before proceeding.  For example, in Figure 3.15, a syntax 
error has been purposely made, in that a space has been left between “SW” and “0” in “SW0”.If a 
syntax error has been found, an error message should appear in the Console Window, which 
should assist with diagnosing and fixing the problem (see Figure 3.15). 
                                        
Figure 3.14: A green tick next to Check Syntax shows that no errors were found. 
 
 
 
 
 
 
 
 
 
 
Green tick next to 
Check Syntax 
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Figure 3.15: Example where an error was purposely introduced.  A red cross next to Check 
Syntax indicates that an error was found. 
 
3.7 Pin Assignment 
Recall that the VHDL code for the top_level entity is: 
 
 
 
 
 
We wish to connect the inputs and outputs of the top_level entity to the switches, buttons and LEDs 
on the Spartan-3E board.  For example, we wish to read inputs SW0, SW1, SW2 and SW3 from the 
four slider switches.  These are connected to pins L13, L14, H18 and N17 of the FPGA chip.  
entity top_level is 
    Port ( SW0 : in STD_LOGIC; 
           SW1 : in STD_LOGIC; 
           SW2 : in STD_LOGIC; 
           SW3 : in STD_LOGIC; 
           PUSH_BUTTON : in STD_LOGIC_VECTOR (1 downto 0); 
           LEDs : out STD_LOGIC_VECTOR (3 downto 0)); 
end top_level; 
Red cross next to 
Check Syntax 
Error created by inserting a space between 
“SW” and “0”. 
Error 
Messages 
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Similarly, we wish to read inputs PUSH_BUTTON(0) and PUSH_BUTTON(1) from two of the push 
buttons on the board.   In this case, we will use the North and East buttons, which are connected to 
pins V4 and H13 of the FPGA.  Finally, we wish to connect the outputs LEDs(0), LEDs(1), LEDs(2) 
and LEDs(3) to four of the LEDs on the board.  In this case we will use the four right-most LEDs, 
corresponding to pins F12, E12, E11 and F11 respectively. 
For each input and output port of the top_level entity, Table 3.1 lists the name of the device on the 
Spartan-3E board that we wish to connect the port to, a description of what it physically corresponds 
to (slider switch, push button or LED), and the FPGA pin number that it is connected to. This 
information comes from the Spartan-3E FPGA Starter Kit Board User Guide [1]. 
Port name  Spartan-3E board device name Description FPGA pin 
SW0 SW0 Slider switch L13 
SW1 SW1 Slider switch L14 
SW2 SW2 Slider switch H18 
SW3 SW3 Slider switch N17 
PUSH_BUTTON(0) BTN_North Push button V4 
PUSH_BUTTON(1) BTN_East Push button H13 
LEDs(0) LD0 LED F12 
LEDs(1) LD1 LED E12 
LEDs(2) LD2 LED E11 
LEDs(3) LD3 LED F11 
Table 3.1: Input/output ports of the top_level entity; and the name, description and FPGA pin 
no. of the devices on the Spartan-3E board that the ports will be connected to. 
The following steps are used to connect the inputs and outputs to the switches, buttons and LEDs on 
the Spartan-3E board: 
1. As shown in Figure 3.16, if it has not already expanded, click on the ‘+’ next to User 
Constraints.  This will expand out to show various items, including I/O Pin Planning 
(PlanAhead) – Pre-Synthesis. 
 
Tutorial 1: Introduction to FPGA Programming   35  
 
 
 
 
Xilinx Spartan-3E  Project Navigator Version 14.7 
 
                                      
Figure 3.16: Portion of Project Navigator screen, with User Constraints expanded. 
 
2. Double-click on I/O Pin Planning (PlanAhead) – Pre-Synthesis.  The first time this is done, the 
window of Figure 3.17 will appear, asking whether it is OK to create a UCF file.  Click Yes. 
 
 
 
Figure 3.17: Dialog Box asking if you wish to create an Implementation Constraint File. 
 
3. After clicking Yes in Figure 3.17, the PlanAhead window of Figure 3.18 will appear.  Click on 
the I/O Ports tab, and then the float frame icon.  This display the I/O Ports in a separate window, 
as shown in Figure 3.19. 
User Constraints 
I/O Pin Planning 
(PlanAhead) – 
Pre-Synthesis 
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Figure 3.18: Initial appearance of PlanAhead window. 
 
4. Click on the ‘+’ next to LEDs(4), PUSH_BUTTON(2) and Scalar ports in Figure 3.19.  This 
will display all individual input/outputs as shown in Figure 3.20. 
 
Save button 
I/O Ports tab Float Frame Icon 
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Figure 3.19: I/O Ports displayed in a separate window. 
 
 
Figure 3.20: I/O Ports window with individual ports expanded. 
5. Enter the Site, I/O Std, Drive Strength, Slew Type and Pull Type columns, with the values 
given in Table 3.2.   The Bank and Vcco columns will be filled in automatically when the Site 
and I/O Std columns respectively are filled in. 
 
Port Site I/O Std Drive Strength Slew Type Pull Type 
LEDs[0] F12 LVTTL 8 SLOW  
LEDs[1] E12 LVTTL 8 SLOW  
LEDs[2] E11 LVTTL 8 SLOW  
LEDs[3] F11 LVTTL 8 SLOW  
PUSH_BUTTON[0] V4 LVTTL   PULLDOWN 
PUSH_BUTTON[1] H13 LVTTL   PULLDOWN 
SW0 L13 LVTTL   PULLUP 
SW1 L14 LVTTL   PULLUP 
SW2 H18 LVTTL   PULLUP 
SW3 N17 LVTTL   PULLUP 
Table 3.2: Values to enter in the I/O Ports window. 
The I/O Ports window should now appear as shown in Figure 3.21. 
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Figure 3.21: I/O Ports window with values filled in. 
6. Click the Save button in the PlanAhead window (location of Save button is shown in Figure 
3.18), to save the entered pins.  The PlanAhead window can be closed at this stage. 
 
3.8 Synthesize, Translate, Map, and Place & Route 
The next stage involves going through the Synthesize, Translate, Map and Place and Route Steps.  
These steps are carried out by the Project Navigator software, and are briefly described as follows:  
• Synthesize: generates netlists for each source file. 
• Translate: merges multiple files into a single netlist. 
• Map: the design is mapped to slices and I/O blocks. 
• Place and Route: works out how the design is to be placed on the chip and components 
connected. 
 
1. As shown in Figure 3.22, if it is not already expanded, click on the ‘+’ next to Implement 
Design.  This will expand out to show the Translate, Map and Place & Route stages. 
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Figure 3.22: Portion of Project Navigator screen, with Implement Design expanded. 
 
2. Double-click on Implement Design.  This will first cause Synthesize – XST to run.  Next, 
Translate, Map and Place & Route will run in turn.  As each stage is completed, a green tick will 
appear next to it.  After all three stages are complete, the Project Navigator screen will appear as 
shown in Figure 3.23. 
 
 
Synthesize - XST 
Implement 
Design 
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Figure 3.23: Portion of Project Navigator screen, with Implement Design expanded, after 
Translate, Map and Place & Route have successfully been run. 
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3.9 Design Summary 
At this stage it may be interesting to view the Design Summary.  The Design Summary tab can be 
displayed by double-clicking on Design Summary/Reports in the Processes window. 
 
 
 
 
Figure 3.24: Viewing the Design Summary tab. 
 
 
 
 
 
 
 
 
 
 
Design Summary tab Design Summary 
/Reports 
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Figure 3.25: Design Summary tab. 
  
Initially, the Summary report is displayed as shown in Figure 3.25.  The Project Status table at the 
top right of Figure 3.25 displays some general information about the project, including the 
Implementation State which is Placed and Routed at this stage.  
The next table down is the Device Utilization Summary, which shows how much of the resources on 
the FPGA are used by the project.  The number of 4-input lookup tables, occupied slices and 
Input/Output Blocks used by the project are listed in Table 3.3.   It can be seen that this project uses 
only a small amount of the Spartan3E’s resources. 
  
 Used  Available 
4-input Look Up Tables (LUTs) 4 9132 
Occupied Slices 3 4656 
Input/Output Blocks (IOBs) 10 232 
 
Table 3.3: Design Summary tab. 
Pulling down the scroll bar in Figure 3.25 will reveal the Performance Summary, Detailed Reports 
and Secondary Reports tables, as shown in Figure 3.26.  Clicking on links to the detailed reports 
such as Synthesis Report, Translation Report, Map Report and Place and Route Report will 
result in that report being displayed.   To return to the Summary report, double-click on Summary, 
which appears under Design Overview, as shown in Figure 3.25. 
Scroll 
bar 
Summary 
Tutorial 1: Introduction to FPGA Programming   43  
 
 
 
 
Xilinx Spartan-3E  Project Navigator Version 14.7 
 
 
 
Figure 3.26: Design Summary tab with scroll bar pulled down. 
Scroll 
bar 
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3.10 Download Design to Board 
The next steps involve generating the program file, and downloading it to the Spartan-3E board using 
iMPACT. 
1. As shown in Figure 3.27, click on the ‘+’ next to Configure Target Device.  This will expand out 
to show the Manage Configuration Project (iMPACT) option. 
 
                                 
 
Figure 3.27: Portion of Project Navigator screen, with Implement Design expanded. 
 
  
Generate 
Programming File 
Configure Target 
Device 
Manage Configuration 
Project (iMPACT) 
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2. Double-click on Generate Programming File.  When this has successfully run, a green tick will 
appear next to Generate Programming File as shown in Figure 3.28. 
 
3. Connect the power cable and the USB cable to the Spartan-3E board (refer to Figure 2.2 for 
locations of the power and USB plugs).  Plug the USB cable from the Spartan-3E into the PC, and 
make sure the Sparan-3E board is switched on. 
 
 
 
Figure 3.28: Portion of Project Navigator screen, after Generate Programming File has  
successfully been run. 
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4. Double-click on Manage Configuration Project (iMPACT).  The iMPACT window should 
appear as shown in Figure 3.29. 
 
 
 
Figure 3.29: The initial iMPACT window. 
  
Tutorial 1: Introduction to FPGA Programming   47  
 
 
 
 
Xilinx Spartan-3E  Project Navigator Version 14.7 
 
 
5. Double-click on Boundary Scan as shown in Figure 3.30.  The message “Right click to Add 
Device or Initialize JTAG Chain” should appear to the right. 
 
 
 
 
 
 
 
 
Figure 3.30: iMPACT window, after double-clicking on Boundary Scan. 
  
Boundary Scan Message appears 
here 
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6. Right click on the text “Right click to Add Device or Initialize JTAG Chain”, and select Initialise 
Chain, as shown in Figure 3.31. 
 
 
 
Figure 3.31: iMPACT window, showing Initialize Chain selected. 
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7. After a while, a picture of a “chain” should appear, along with the message 
a blue box (Figure 3.32).  The first chip, the 
The other two, xcf04s and xc2c64a
 
A dialog box, asking “Do you wish to continue and select configuration file(s)?” will 
shown in Figure 3.32.  Click 
 
Figure 3.
 
  
 Project Navigator Version 
Identify Succeeded
xc3s500e, is the FPGA chip that we wish to program.  
, are other chips on the board that will be bypassed
Yes. 
32: iMPACT window, assign configuration files.
 
49  
14.7 
 in 
. 
appear, as 
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8. The Assign New Configuration File window will appear (Figure 3.33).   Select the file 
“top_level.bit”, and click Open.  This associates the file top_level.bit with the xc3s500e. 
 
 
Figure 3.33: iMPACT window, assigning the configuration file for the xc3e500e. 
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9. A message stating “This device supports attached flash PROMs.  Do you want to attach an SPI or 
BPI PROM to this device?” will appear (Figure 3.34).  This is not needed for this design.  Click 
No. 
 
Figure 3.34: iMPACT window, dialog box asking if we wish to attach an SPI or BPI PROM. 
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10. The Assign New Configuration File window will appear again (Figure 3.35).   In this case click 
Bypass.   This ensures that the xcf04s is bypassed. 
 
 
Figure 3.35: iMPACT window, bypassing the xcf04s. 
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11. The Assign New Configuration File window will appear yet again (Figure 3.36).   Again click 
Bypass.   This ensures that the xc2c64a is bypassed. 
 
 
Figure 3.36: iMPACT window, bypassing the xc2c64a. 
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12. A window entitled Device Programming Properties 
appear (Figure 3.37).   Click 
Figure 3.37: iMPACT window, 
 
  
 Project Navigator Version 
– Device 1 Programming Properties 
OK.    
Device Programming Properties dialog box
 
54  
14.7 
 will 
 
. 
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13. The iMPACT window should now appear as shown in Figure 3.38.  Right click on the xc3e500e 
chip (Figure 3.39) and select Program. 
 
Figure 3.38: iMPACT window, showing the device chain. 
 
 
Figure 3.39: iMPACT window, options which appear when right clicking on the xc3s500e. 
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14. The program should now be downloaded to the Spartan-3E board.  After the download is 
complete, the message “Program Succeeded” will appear in a blue box (Figure 3.40). 
 
 
Figure 3.40: iMPACT window, after the program has been successfully downloaded to the 
Spartan-3E board. 
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3.11 Running the Program on the Spartan-3E Board 
The Spartan-3E board after downloading the program is shown in Figure 3.41.   Note that the 
appearance of the LCD screen may differ from what is shown.   The LCD screen will normally 
continue to display whatever was being displayed at the instant the new program was downloaded.   
In this case, the program that was running was the startup program that is shipped with the board, 
which displays a scrolling message on the LCD screen.   The LCD screen is not used in this tutorial. 
 
 
 
Figure 3.41: The Spartan-3E board with the program running. 
Now the program can be tested on the Spartan-3E.  For the slider switches, SW0, SW1, SW2 and 
SW3, the switch in the UP position indicates that the switch is on.   LD0 should switch on when either 
SW0 or SW1 are on.  LD1 should switch on when either SW2 or SW3 are on.   LD2 should switch on 
when ((SW0 or SW1) and (SW2 or SW3)) is true.  Finally LD3 should switch on when either 
BTN_East or BTN_North are pressed. 
 
 
BTN_North BTN_East LD3,LD2,LD1,LD0 SW3,SW2,SW1,SW0 
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4.0 Using a TestBench and Simulating the Design 
A testbench is a VHDL module which controls the stimulus inputs to top_level.vhd. The outputs 
resulting from these inputs can then be viewed in the ISim simulator.   It can then be verified that the 
top_level module behaves as expected. 
4.1 Adding a TestBench 
1. Select Project→New Source as shown previously in Figure 3.6.  The New Source Wizard will 
appear.   Select source type as VHDL Test Bench, and enter the file name as top_level_tb, as shown 
in Figure 4.1.  Click Next. 
 
Figure 4.1: The New Source Wizard with values filled in for setting up a test bench. 
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2. The Associate Source window will appear as shown in Figure 4.2.  top_level is highlighted as the 
source to be associated with the new test bench.  Click Next.  
 
 
Figure 4.2: New Source Wizard, Associate Source window. 
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3.  The Summary window shown in Figure 4.3 will appear.  Click Finish.   
 
 
Figure 4.3: New Source Wizard, Summary window. 
 
3. Change the View from Implementation to Simulation by clicking the Simulation check box 
toward the top left of the screen, as shown in Figure 4.4.   When this is done, top_level_tb will 
appear as the top level module.  Click on the “+” next to top_level_tb to show the uut - top_level 
sub-module.  Note that the Processes window will now contain an item called ISim Simulator. 
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Figure 4.4: Simulation view. 
5. Note that some syntax errors are reported at this stage, as shown in Figure 4.4.  Ignore these for 
now. 
 
Change View to   
Simulation  
Expand 
top_level_tb 
ISim Simulator 
Syntax errors 
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4.2 top_level_tb.vhd – TestBench Code 
This section briefly outlines different parts of the testbench code and their functions. 
The entity for the top_level_tb testbench does not have any inputs or outputs, as shown in Figure 4.5. 
 
Figure 4.5: top_level_tb.vhd - entity. 
The top_level component is declared in the architecture block of top_level_tb, as shown in Figure 
4.6. 
 
Figure 4.6: Declaration of the top_level component in the top_level_tb architecture. 
Signals for the inputs and outputs of the module being tested, in this case top_level, are declared in 
Figure 4.7.   The input signals, SW0-4 and PUSH_BUTTON, are initialised to ‘0’.  The output 
signal, LEDs, does not need to be inititalised.    
In addition, a constant for the clock period <clock>_period, has been automatically added, since it is 
often useful for synchronous designs that use a clock.  It is expected that the user will replace <clock> 
with the name of the actual input signal that is used as the clock.  The clock period, which is default to 
10ns, can also be changed if needed.   Since no clock is used in this design, this line of code will be 
later removed. 
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Figure 4.7: Signal declarations in the top_level_tb architecture. 
Figure 4.8 shows the first part of the architecture body, which instantiates the module that is being 
tested, in this case top_level.  The module being tested is often called the unit under test, or uut in 
the code.  The instantiation of this module maps the input and outport ports to signals. 
 
Figure 4.8: Instantiation of the Unit Under Test (top_level) in the top_level_tb architecture. 
Figure 4.9 shows the next part of the architecture body, which defines a process which causes the 
clock signal to toggle every clock period / 2.  Again, it is expected that the user will replace <clock> 
with the name of the actual input signal that is used as the clock.  Since no clock is used in this design, 
these lines of code will be later removed. 
 
Figure 4.9: <clock>_process in the top_level_tb architecture.. 
Figure 4.10 shows the final part of the architecture body, which defines the stimulus process.  This 
process controls the input signals which will be fed into the module that is being tested.   In the next 
sections, the “--insert stimulus here” comment in the code will be replaced by code written by the user 
to change the values of the input signals.  The simulation will then be run, and the resulting output 
signals viewed in the simulator. 
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Figure 4.10: Declaration of top_level component. 
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4.3 Editing the TestBench 
Code changes are to be made to top_level_tb.vhd as follows: 
1. Comment out the <clock>_period constant (line 66 in Figure 4.7), the clock process definition 
(lines 80-87 in Figure 4.9), and wait for <clock>_period*10 (line 96 in Figure 4.10).  A clock is 
not used in this design and these lines are not needed.   These lines are in fact the cause of the 
syntax errors in Figure 4.4. 
 
A line of code can be commented out in VHDL by placing “--” at the start of the line.  
Alternatively, a number of lines can be commented out at once, by selecting the code to be 
commented, right clicking on it, and selecting Comment → Lines, as shown in Figure 4.11. 
 
 
 
 
Figure 4.11: Commenting out several lines of code at once. 
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2. Insert the code below after the “-- insert stimulus here” comment (line 98 in Figure 4.10) and 
before the final wait (line 100 in Figure 4.10).  
 
      SW0 <= '1';   
 PUSH_BUTTON(0) <= '1'; 
 wait for 10 ns; 
   
      SW1 <= '1';   
 PUSH_BUTTON(1) <= '1'; 
 wait for 10 ns; 
   
      SW0 <= '0';   
      SW2 <= '1';     
 PUSH_BUTTON(0) <= '0'; 
 wait for 10 ns; 
   
      SW1 <= '0';   
 SW3 <= '1';    
 PUSH_BUTTON(1) <= '0';  
 wait for 10 ns;  
 
 SW2 <= '0';    
 wait for 10 ns;  
 
      SW3 <= '0';   
 
According to the functionality given in Table 1.1, this should result in the input and output 
waveforms as shown in Figure 4.12. 
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Figure 4.12: Expected input and output waveforms. 
 
3. Save the file by selecting File → Save from the main menu. The syntax error messages should 
now disappear.  A full listing of top_level_tb.vhd is provided in Appendix B. 
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4.4 Running the Simulator 
1. As shown in Figure 4.13, if it is not already expanded, click on the ‘+’ next to the ISim 
Simulator.  This will expand out to show Behavioral Check Syntax and Simulate Behavioral 
Model. 
 
                                                                    
Figure 4.13: Portion of Project Navigator screen, with ISim Simulator expanded. 
 
2. Double click on Behavioral Check Syntax. 
 
Simulate 
Behavioral Model 
Behavioral Check 
Syntax 
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Figure 4.14: Portion of Project Navigator screen, with Behavioral Check Syntax selected. 
3. Right click on Simulate Behavioral Model, and select Process Properties, as shown in Figure 
4.15.  
 
 
Figure 4.15: Portion of Project Navigator screen, with Simulate Behavioral Model, and  
Process Properties selected. 
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4. When the Process Properties – ISim Properties window appears, change Simulation Run Time 
to 200 ns, as shown in Figure 4.16.  
 
 
 
Figure 4.16: Changing Simulation Run Time. 
 
5. Double click on Simulate Behavioral Model.  The ISim window will appear, as shown in Figure 
4.17. 
Tutorial 1: Introduction to FPGA Programming   72  
 
 
 
 
Xilinx Spartan-3E  Project Navigator Version 14.7 
 
 
 
Figure 4.17: ISim Window. 
 
6. Choose View→Zoom→To Full View or press F6.  This will result in the waveforms for the 
duration of the simulation being displayed, in this case from 0s to 200 ns.  Click on the arrows to 
the left of the push_button[1:0] and leds[3:0] waveforms.  This expands out the view of the 
individual signals.  Figure 4.18 shows the display of waveforms for the input and output signals. 
 
 
 
 
 
Figure 4.18: Simulation waveform display. 
Arrows to expand 
out signals 
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Input signals sw0-3, and push_button[1:0] in Figure 4.18, are determined by the stim_proc code of 
top_level_tb.vhd, discussed in Section 4.3.   The leds[3:0] output signals are determined as a result of 
running the simulation.   It can be seen that the leds[3:0] outputs are the same as the expected outputs 
in Figure 4.12. 
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5.0 Further Information 
For further information about this tutorial, please contact: 
Dr. Jasmine Banks 
School of Electrical Engineering and Computer Science 
Queensland University of Technology 
GPO Box 2434, Brisbane 4001, 
AUSTRALIA 
Email: j.banks@qut.edu.au or jbanks@ieee.org. 
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Appendix A – top_level.vhd 
-------------------------------------------------------------------- 
-- Company:  
-- Engineer:  
--  
-- Create Date:    14:44:19 11/25/2013  
-- Design Name:  
-- Module Name:    top_level - Behavioral  
-- Project Name:  
-- Target Devices:  
-- Tool versions:  
-- Description:  
-- 
-- Dependencies:  
-- 
-- Revision:  
-- Revision 0.01 - File Created 
-- Additional Comments:  
-------------------------------------------------------------------- 
library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
 
-- Uncomment the following library declaration if using 
-- arithmetic functions with Signed or Unsigned values 
--use IEEE.NUMERIC_STD.ALL; 
 
-- Uncomment the following library declaration if instantiating 
-- any Xilinx primitives in this code. 
--library UNISIM; 
--use UNISIM.VComponents.all; 
 
entity top_level is 
    Port ( SW0 : in  STD_LOGIC; 
           SW1 : in  STD_LOGIC; 
           SW2 : in  STD_LOGIC; 
           SW3 : in  STD_LOGIC; 
           PUSH_BUTTON : in  STD_LOGIC_VECTOR (1 downto 0); 
           LEDs : out  STD_LOGIC_VECTOR (3 downto 0)); 
end top_level; 
 
architecture Behavioral of top_level is 
 
begin 
  LEDs(0) <= SW0 or SW1;  
  LEDs(1) <= SW2 or SW3; 
  LEDs(2) <= (SW0 or SW1) and (SW2 or SW3); 
  LEDs(3) <= PUSH_BUTTON(0) or PUSH_BUTTON(1); 
end Behavioral; 
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Appendix B – top_level_tb.vhd 
--------------------------------------------------------------------------- 
-- Company:  
-- Engineer: 
-- 
-- Create Date:   16:23:07 11/25/2013 
-- Design Name:    
-- Module Name:   E:/spartan3E/tutorial_1/top_level_tb.vhd 
-- Project Name:  tutorial_1 
-- Target Device:   
-- Tool versions:   
-- Description:    
--  
-- VHDL Test Bench Created by ISE for module: top_level 
--  
-- Dependencies: 
--  
-- Revision: 
-- Revision 0.01 - File Created 
-- Additional Comments: 
-- 
-- Notes:  
-- This testbench has been automatically generated using types std_logic  
-- and std_logic_vector for the ports of the unit under test.  Xilinx  
-- recommends that these types always be used for the top-level I/O of a  
-- design in order to guarantee that the testbench will bind correctly to  
-- the post-implementation simulation model. 
--------------------------------------------------------------------------- 
LIBRARY ieee; 
USE ieee.std_logic_1164.ALL; 
  
-- Uncomment the following library declaration if using 
-- arithmetic functions with Signed or Unsigned values 
--USE ieee.numeric_std.ALL; 
  
ENTITY top_level_tb IS 
END top_level_tb; 
  
ARCHITECTURE behavior OF top_level_tb IS  
  
    -- Component Declaration for the Unit Under Test (UUT) 
  
    COMPONENT top_level 
    PORT( 
         SW0 : IN  std_logic; 
         SW1 : IN  std_logic; 
         SW2 : IN  std_logic; 
         SW3 : IN  std_logic; 
         PUSH_BUTTON : IN  std_logic_vector(1 downto 0); 
         LEDs : OUT  std_logic_vector(3 downto 0) 
Tutorial 1: Introduction to FPGA Programming   82  
 
 
 
 
Xilinx Spartan-3E  Project Navigator Version 14.7 
 
        ); 
    END COMPONENT; 
     
 
   --Inputs 
   signal SW0 : std_logic := '0'; 
   signal SW1 : std_logic := '0'; 
   signal SW2 : std_logic := '0'; 
   signal SW3 : std_logic := '0'; 
   signal PUSH_BUTTON : std_logic_vector(1 downto 0) := (others => '0'); 
 
   --Outputs 
   signal LEDs : std_logic_vector(3 downto 0); 
   -- No clocks detected in port list. Replace <clock> below with  
   -- appropriate port name  
  
--   constant <clock>_period : time := 10 ns; 
  
BEGIN 
  
   -- Instantiate the Unit Under Test (UUT) 
   uut: top_level PORT MAP ( 
          SW0 => SW0, 
          SW1 => SW1, 
          SW2 => SW2, 
          SW3 => SW3, 
          PUSH_BUTTON => PUSH_BUTTON, 
          LEDs => LEDs 
        ); 
 
--   -- Clock process definitions 
--   <clock>_process :process 
--   begin 
--  <clock> <= '0'; 
--  wait for <clock>_period/2; 
--  <clock> <= '1'; 
--  wait for <clock>_period/2; 
--   end process; 
  
 
   -- Stimulus process 
   stim_proc: process 
   begin   
      -- hold reset state for 100 ns. 
      wait for 100 ns;  
  
--      wait for <clock>_period*10; 
 
      -- insert stimulus here  
      SW0 <= '1';   
 PUSH_BUTTON(0) <= '1'; 
 wait for 10 ns; 
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      SW1 <= '1';   
 PUSH_BUTTON(1) <= '1'; 
 wait for 10 ns; 
   
      SW0 <= '0';   
      SW2 <= '1';     
 PUSH_BUTTON(0) <= '0'; 
 wait for 10 ns; 
   
      SW1 <= '0';   
 SW3 <= '1';    
 PUSH_BUTTON(1) <= '0';  
 wait for 10 ns;  
 
 SW2 <= '0';    
 wait for 10 ns;  
 
      SW3 <= '0';   
      wait; 
   end process; 
 
END; 
